PIC16F627-04/SO【PDF 85/170 页】IC MCU FLASH 1KX14 COMP 18SOIC

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3872

81页 82页 83页 84页 [85页]86页 87页 88页 89页

2003 Microchip Technology Inc.

Preliminary

DS40300C-page 19

PIC16F62X

3.2.2.1

STATUS Register

The STATUS register, shown in Register 3-1, contains

the arithmetic status of the ALU, the RESET status and

the bank select bits for data memory (SRAM).

The STATUS register can be the destination for any

instruction, like any other register. If the STATUS

the Z, DC or C bits, then the write to these three bits is

disabled. These bits are set or cleared according to the

device logic. Furthermore, the TO and PD bits are not

writable. Therefore, the result of an instruction with the

STATUS register as destination may be different than

intended.

For example, CLRF STATUS will clear the upper-three

bits and set the Z bit. This leaves the STATUS register

as 000uu1uu (where u = unchanged).

It is recommended, therefore, that only BCF,

BSF,

SWAPF

and MOVWF instructions are used to alter the

STATUS register because these instructions do not

affect any STATUS bit. For other instructions, not

affecting any STATUS bits, see the “Instruction Set

Summary”.

STATUS REGISTER (ADDRESS: 03h, 83h, 103h, 183h)

Note 1: The C and DC bits operate as a Borrow

and Digit Borrow out bit, respectively, in

subtraction. See the SUBLW and SUBWF

instructions for examples.

R/W-0

R-1

R/W-x

IRP

RP1

RP0

ZDC

bit 7

bit 0

bit 7

IRP: Register Bank Select bit (used for indirect addressing)

= Bank 2, 3 (100h - 1FFh)

= Bank 0, 1 (00h - FFh)

bit 6-5

RP1:RP0: Register Bank Select bits (used for direct addressing)

= Bank 0 (00h - 7Fh)

= Bank 1 (80h - FFh)

= Bank 2 (100h - 17Fh)

= Bank 3 (180h - 1FFh)

bit 4

TO: Timeout bit

= After power-up, CLRWDT instruction, or SLEEP instruction

= A WDT timeout occurred

bit 3

PD: Power-down bit

= After power-up or by the CLRWDT instruction

= By execution of the SLEEP instruction

bit 2

Z: Zero bit

= The result of an arithmetic or logic operation is zero

= The result of an arithmetic or logic operation is not zero

bit 1

DC: Digit carry/borrow bit (ADDWF, ADDLW,SUBLW,SUBWF instructions) (for borrow the polarity

is reversed)

= A carry-out from the 4th low order bit of the result occurred

= No carry-out from the 4th low order bit of the result

bit 0

C: Carry/borrow bit (ADDWF, ADDLW,SUBLW,SUBWF instructions)

= A carry-out from the Most Significant bit of the result occurred

= No carry-out from the Most Significant bit of the result occurred

Note 1: For borrow the polarity is reversed. A subtraction is executed by adding the two’s

complement of the second operand. For rotate (RRF, RLF) instructions, this bit is

loaded with either the high or low order bit of the source register.

Legend:

R = Readable bit

W = Writable bit

U = Unimplemented bit, read as ‘0’

-n = Value at POR

’1’ = Bit is set

’0’ = Bit is cleared

x = Bit is unknown

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式